Welcome to Benchling

Benchling is an intelligent research platform with tools for note-taking, molecular biology, and sample tracking.

Create an account

Email
Already have an account?
Benchling is actively tested against the latest versions of Chrome, Firefox, Safari, and Edge. **It doesn't look like your current browser is supported** - for more information, [click here](/browsers).
Monospace normal
Monospace bold
0 of 0
Advanced Settings
    FabricationEQM_KDCh_20250401_ChipHeightFormulaProtocol
    • Notes
    • Metadata
    • Relevant Items
    Editing disabled on read-only entry.

     
    FabricationEQM_KDCh_20250401_ChipHeightFormulaProtocol

    Tuesday, 4/1/2025PROCEDUREFabricationEQM Wafers ChipHeight Formula486495133_852124950402514_7768953618592018412_n.jpgOUTCOMESChips
    Tuesday, 4/1/2025
    This entry includes fabrication details and additions in the PDMS Chip Inventory sheet.
    The goal is to fabricate EQM chips with 4-4.5 mm height.
    (Check out to this (and other) conversations regarding chip holder design)
    PROCEDURE
    Fabrication
    This entry integrates protocol changes mentioned in Fabrication_GB_MS_20240826 and also FabricationEQM_KDCh_20250401_HeightFormulaProtocol and follows the inserted protocol (see above.)
    Also a pastel pippete is used insted of a silicone spatula to collect the last pdms portion and therefore there was a little more loss, but no fog apperead and the chip was crystal clear.
    ●
    Glass petri dishes were sprayed with 70% ethanol and cleaned with a paper towel before use.
    ●
    Fabrication details are provided below:
    Fabrication 1
    ChipHeight Formula
    In order to have the wanted chip height I did some calculations and the results are:
    Wanted chip height: 4-4.5 mm
    Volume of pdms: V=22 ml
    Covered area of the wafer's diametre: D=7.89-8.37cm
    Therefore the area covered with the alouminioum foil at the edges of the wafer at every side shoundn't be more that 1.05 cm and less that 0.81 cm.
    486495133_852124950402514_7768953618592018412_n.jpg
    Loading...
    Loading...
    IMPORTANT NOTES
    It's seems that the results from the formula were not accurate, because there is about 0,7-0,9g loss of pdms in order to avoid the appearance of fog. This also happened at the last 2-3 fabrications and therefore from now on I'll use V=21ml (g) instead of V= 22 ml (g)
    So it's:
    For chip height 3mm: D=9,44cm, g=0.56cm g'=0.28mm
    For chip height 3,5mm: D=8,74cm, g=1.26cm g'=0.63cm
    For chip height 4mm: D=8,17cm g=1,82cm g'=
    0,91cm
    For chip height 4,5mm: D=7.7cm, g=2.3cm g'=1.15cm
    For chip height 5mm: D=7.31cm, g=2.69cm g'=1.35cm
    Also after puring the pdms there is a significant portion of it under the alouminioum foil at the edges and therefore its very important to push down the alouminioum foil again.
    OUTCOMES
    Chips
    ●
    Chip1 #160 (1cm gap) came out with almost consistent chip height of 4-3.60mm and 3.85 mm
    ●
    Chip2 #161 (0.8cm gap) came out with quit unconsistent chip height of 3.97-3.66. 3.95. 3.70mm
    ●
    Chip3 #162 (1-0.8cm gap ) came out in good condition with consistent chip height of 3.85mm

    Welcome to Benchling!

    Sign in to view data.

    Split Workspace